

```

1 SUBDESIGN Integ_States
2 (
3   clk, reset/, Iclk, ADC_Done, Mem_Busy, Run_Integ : INPUT;
4   mode_sel : INPUT; % high = default (ext switch -> LM, int switch -> Test) %
5   test : INPUT;
6
7   get_adc, wr_ch0, wr_ch1 : OUTPUT;
8   sel_B1/, hold_B1, hold_B1_alt, reset_B1/: OUTPUT;
9   sel_B2/, hold_B2, hold_B2_alt, reset_B2/: OUTPUT;
10  sel_A3/, hold_A3, hold_A3_alt, reset_A3/: OUTPUT;
11  sel_A4/, hold_A4, hold_A4_alt, reset_A4/: OUTPUT;
12  sel_D1/, hold_D1, hold_D1_alt, reset_D1/: OUTPUT;
13  sel_D2/, hold_D2, hold_D2_alt, reset_D2/: OUTPUT;
14  sel_C3/, hold_C3, hold_C3_alt, reset_C3/: OUTPUT;
15  sel_C4/, hold_C4, hold_C4_alt, reset_C4/: OUTPUT;
16
17  sink_ext_A/, sink_int_A/, sink_ext_B/, sink_int_B/ : OUTPUT;
18  sink_ext_C/, sink_int_C/, sink_ext_D/, sink_int_D/ : OUTPUT;
19  running, error : OUTPUT;
20  q1,q2,q3,q4 : OUTPUT;
21 )
22
23 VARIABLE
24 sm : MACHINE
25   OF BITS (q1, q2, q3, q4)
26   WITH STATES (
27     idle      = B"0000",
28     s1_set    = B"0001",
29     s1 strt  = B"0010",
30     s1_conv   = B"0011",
31     s1_wr0    = B"0100",
32     s1_wait   = B"0101",
33     s1_wr1    = B"0110",
34     s1_done   = B"0111",
35     s2_set    = B"1000",
36     s2 strt  = B"1001",
37     s2_conv   = B"1010",
38     s2_wr0    = B"1011",
39     s2_wait   = B"1100",
40     s2_wr1    = B"1101",
41     s2_done   = B"1110",
42     s1_err    = B"1111"
43   );
44
45   s1,s2 : NODE; % Select Signals (active high) %
46   h1,h2 : NODE; % Hold Signals (active high) / !Integrate (active low) %
47   r1,r2 : NODE; % Reset Signals (active high) %
48   clamp : NODE; % Drain input when nothing else is switched on %
49
50   sample[1..0] : dff; %used to create a pulse from the rising edge of Iclk %
51   smple : NODE;
52
53 BEGIN
54
55   sample[].clk  = clk;
56   sample[].clrn = reset/;
57   sample[0].d   = Iclk;
58   sample[1].d   = sample[0].q;
59
60   smple = Iclk & !sample[1].q;
61
62   sm.clk = clk;
63   sm.reset = !reset/;
64

```

```

65    clamp = h1 & h2;
66    IF (sm != idle) THEN running = VCC; ELSE running = GND; END IF;
67
68 TABLE
69 % current
70 % state
71
72 sm , smple , ADC_Done, Mem_Busy, Run_Integ => sm , get_adc, wr_ch0 , wr_ch1 , s1, s2, h1, h2, r1, r2, error ;
73
74 idle , x , x , x , 0 => idle , 0 , 0 , 0 , 1 , 0 , 1 , 1 , 1 , 0 ;
75 idle , x , x , x , 1 => s1_set , 0 , 0 , 0 , 1 , 0 , 1 , 1 , 1 , 0 ;
76
77 s1_set , x , x , x , x => s1 strt , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
78
79 s1 strt , x , 1 , x , x => s1 strt , 1 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
80 s1 strt , x , 0 , x , x => s1 conv , 1 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
81 % ^--- ADC_DONE is the inverse of the ADC_BUSY line %
82
83 s1 conv , x , 0 , x , x => s1 conv , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
84 s1 conv , x , 1 , 1 , x => s1 conv , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
85 s1 conv , x , 1 , 0 , x => s1 wr0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 , 0 ;
86
87 s1 wr0 , x , x , 0 , x => s1 wr0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 , 1 , 0 ;
88 s1 wr0 , x , x , 1 , x => s1 wait , 0 , 1 , 0 , 1 , 0 , 1 , 0 , 1 , 0 ;
89
90 s1 wait , x , x , 1 , x => s1 wait , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 ;
91 s1 wait , x , x , 0 , x => s1 wr1 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 ;
92
93 s1 wr1 , x , x , 0 , x => s1 wr1 , 0 , 0 , 1 , 1 , 0 , 1 , 0 , 1 , 0 ;
94 s1 wr1 , x , x , 1 , x => s1 done , 0 , 0 , 1 , 1 , 0 , 1 , 0 , 1 , 0 ;
95
96 s1 done , x , x , x , 0 => idle , 0 , 0 , 0 , 1 , 1 , 0 , 0 , 0 , 0 ;
97 s1 done , 0 , x , x , 1 => s1 done , 0 , 0 , 0 , 1 , 1 , 0 , 0 , 0 , 0 ;
98 s1 done , 1 , x , x , 1 => s2 set , 0 , 0 , 0 , 1 , 1 , 0 , 0 , 0 , 0 ;
99
100 s2 set , x , x , x , x => s2 strt , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
101
102 s2 strt , x , 1 , x , x => s2 strt , 1 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
103 s2 strt , x , 0 , x , x => s2 conv , 1 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
104 % ^--- ADC_DONE is the inverse of the ADC_BUSY line %
105
106 s2 conv , x , 0 , x , x => s2 conv , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
107 s2 conv , x , 1 , 1 , x => s2 conv , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
108 s2 conv , x , 1 , 0 , x => s2 wr0 , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 0 ;
109
110 s2 wr0 , x , x , 0 , x => s2 wr0 , 0 , 1 , 0 , 0 , 1 , 0 , 1 , 0 , 1 ;
111 s2 wr0 , x , x , 1 , x => s2 wait , 0 , 1 , 0 , 0 , 1 , 0 , 1 , 0 , 1 ;
112
113 s2 wait , x , x , 1 , x => s2 wait , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 1 ;
114 s2 wait , x , x , 0 , x => s2 wr1 , 0 , 0 , 0 , 0 , 1 , 0 , 1 , 0 , 1 ;
115
116 s2 wr1 , x , x , 0 , x => s2 wr1 , 0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 , 1 ;
117 s2 wr1 , x , x , 1 , x => s2 done , 0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 , 1 ;
118
119 s2 done , x , x , x , 0 => idle , 0 , 0 , 0 , 1 , 0 , 0 , 1 , 0 , 0 ;
120 s2 done , 0 , x , x , 1 => s2 done , 0 , 0 , 0 , 1 , 0 , 0 , 1 , 0 , 0 ;
121 s2 done , 1 , x , x , 1 => s1 set , 0 , 0 , 0 , 1 , 0 , 0 , 1 , 0 , 0 ;
122
123
124
125 END TABLE;
126
127 sel_B1/ = !s1;
128 sel_B2/ = !s2;

```

```

129      sel_A3/ = !s1;
130      sel_A4/ = !s2;
131      sel_D1/ = !s1;
132      sel_D2/ = !s2;
133      sel_C3/ = !s1;
134      sel_C4/ = !s2;
135
136      reset_B1/ = !r1;
137      reset_B2/ = !r2;
138      reset_A3/ = !r1;
139      reset_A4/ = !r2;
140      reset_D1/ = !r1;
141      reset_D2/ = !r2;
142      reset_C3/ = !r1;
143      reset_C4/ = !r2;
144
145  IF ( mode_sel == VCC ) THEN
146    % Internal Switches %
147    hold_B1 = h1 # !test;
148    hold_B2 = h2 # !test;
149    hold_A3 = h1 # !test;
150    hold_A4 = h2 # !test;
151    hold_D1 = h1 # !test;
152    hold_D2 = h2 # !test;
153    hold_C3 = h1 # !test;
154    hold_C4 = h2 # !test;
155    % External Switches %
156    hold_B1_alt = h1 # test;
157    hold_B2_alt = h2 # test;
158    hold_A3_alt = h1 # test;
159    hold_A4_alt = h2 # test;
160    hold_D1_alt = h1 # test;
161    hold_D2_alt = h2 # test;
162    hold_C3_alt = h1 # test;
163    hold_C4_alt = h2 # test;
164    % Clamping Switches %
165    sink_ext_A/ = !( test # clamp );
166    sink_ext_B/ = !( test # clamp );
167    sink_ext_C/ = !( test # clamp );
168    sink_ext_D/ = !( test # clamp );
169    sink_int_A/ = !( !test # clamp );
170    sink_int_B/ = !( !test # clamp );
171    sink_int_C/ = !( !test # clamp );
172    sink_int_D/ = !( !test # clamp );
173 ELSE
174  % Internal Switches %
175  hold_B1 = h1 # test;
176  hold_B2 = h2 # test;
177  hold_A3 = h1 # test;
178  hold_A4 = h2 # test;
179  hold_D1 = h1 # test;
180  hold_D2 = h2 # test;
181  hold_C3 = h1 # test;
182  hold_C4 = h2 # test;
183  % External Switches %
184  hold_B1_alt = h1 # !test;
185  hold_B2_alt = h2 # !test;
186  hold_A3_alt = h1 # !test;
187  hold_A4_alt = h2 # !test;
188  hold_D1_alt = h1 # !test;
189  hold_D2_alt = h2 # !test;
190  hold_C3_alt = h1 # !test;
191  hold_C4_alt = h2 # !test;
192  % Clamping Switches %

```

```
193      sink_ext_A/ = !( !test # clamp );
194      sink_ext_B/ = !( !test # clamp );
195      sink_ext_C/ = !( !test # clamp );
196      sink_ext_D/ = !( !test # clamp );
197      sink_int_A/ = !( test # clamp );
198      sink_int_B/ = !( test # clamp );
199      sink_int_C/ = !( test # clamp );
200      sink_int_D/ = !( test # clamp );
201  END IF;
202
203 END;
204
```

```
1 SUBDESIGN DataDelay
2 (
3     clk, reset/           : INPUT;
4     adc_A[15..0], adc0_strb, adc_B[15..0], adc1_strb : INPUT;
5
6     Aout[15..0], Astrb, Bout[15..0], Bstrb : OUTPUT;
7 )
8
9 VARIABLE
10 Aout[15..0]    : DFFE;
11 Bout[15..0]    : DFFE;
12
13 delay[8..0]    : DFFE;
14 run            : SRFF;
15 strobe/        : NODE;
16 done           : NODE;
17 BEGIN
18
19     Aout[].clk = clk;
20     Aout[].clrn = reset/;
21     Aout[].d = adc_A[];
22     Aout[].ena = adc0_strb;
23
24
25     Bout[].clk = clk;
26     Bout[].clrn = reset/;
27     Bout[].d = adc_B[];
28     Bout[].ena = adc1_strb;
29
30     run.clk = clk;
31     run.clrn = reset/;
32     run.s = adc0_strb # adc1_strb;
33     run.r = done;
34
35     delay[].clk = clk;
36     delay[].clrn = run.q;
37     delay[].ena = run.q;
38     delay[].d = delay[].q + 1;
39
40     IF((delay[] >= 250)&(delay[] < 253)) THEN strobe/ = GND;
41     ELSE strobe/ = VCC;
42     END IF;
43
44     IF((delay[] >= 253)) THEN done = VCC; ELSE done = GND;
45     END IF;
46
47     Astrb = strobe/;
48     Bstrb = strobe/;
49
50 END;
51
```


```
1 SUBDESIGN clk_div_500
2 (
3     clk, reset/: INPUT;
4     Int_clk, count[7..0] : OUTPUT;
5 )
6
7 % Clock expected to be (25 MHz / 500) %
8
9 VARIABLE
10    count[7..0]      : DFF;
11    load            : DFF;
12    toggle          : TFF;
13    tgl             : NODE;
14
15 BEGIN
16
17 =====
18    count[].clk = clk;
19
20    load.clk = clk;
21    load.d   = tgl;
22
23    toggle.t  = VCC;
24    toggle.clk = load.q;
25    toggle.clrn = reset/;
26
27    IF load.q THEN
28        count[].d = B"11111000";
29    ELSE
30        count[].d = count[].q - 1;
31    END IF;
32
33    IF (count[].q == B"00000000") THEN tgl = VCC; ELSE tgl = GND; END IF;
34
35    Int_clk = toggle.q;
36
37 END;
```

```

1 SUBDESIGN AD7654_Interface
2 (
3     clk, reset/, get_adc      : INPUT;
4     srclk, eoc, busy, sync, sdata : INPUT;
5
6     convst/, A0, xfer_active : OUTPUT;
7     adc_A[15..0], adc0_strb, adc_B[15..0], adc1_strb : OUTPUT;
8 )
9
10 VARIABLE
11 sr[31..0]      : DFFE;
12 dataA[15..0]    : DFFE;
13 dataB[15..0]    : DFFE;
14
15 delay[4..0]    : DFFE;
16 done           : DFFE;
17 strb           : DFFE;
18
19 BEGIN
20
21     % Delay the sample due to ADC Input RC filter %
22     delay[].clk = clk;
23     delay[].clrn = get_adc; % reset clock when not active %
24     delay[].d = delay[].q + 1;
25
26
27 IF(delay[] > 25) THEN
28     delay[].ena = GND; % not counting %
29     convst/ = GND; %active now %
30 ELSE
31     delay[].ena = VCC; % still counting %
32     convst/ = VCC; %not active yet%
33 END IF;
34
35 % Input Serial Data Shift Register %
36 sr[].clk = srclk;
37 sr[].clrn = reset/;
38 sr[].ena = sync;
39 sr[0].d = sdata;
40 sr[31..1].d = sr[30..0].q;
41
42 % Buffer Register for the A channel Data %
43 dataA[15..0].clk = !sync;
44 dataA[15..0].clrn = reset/;
45 dataA[15..0].ena = VCC;
46 dataA[15..0].d = sr[31..16].q;
47 adc_A[15..0] = dataA[15..0].q;
48
49 % Buffer Register for the B channel Data %
50 dataB[15..0].clk = !sync;
51 dataB[15..0].clrn = reset/;
52 dataB[15..0].ena = VCC;
53 dataB[15..0].d = sr[15..0].q;
54 adc_B[15..0] = dataB[15..0].q;
55
56 A0 = GND; % get adc data from INA1 and INB1 %
57
58 done.clk = clk;      % synchronize the asynchronous busy signal %
59 done.clrn = reset/;
60 done.ena = VCC;
61 done.d = !busy;
62 xfer_active = !done.q;
63
64 strb.clk = clk;

```

```
65      strb.clrn = reset;/;
66      strb.ena  = VCC;
67      strb.d    = done.q;
68
69      adc0_strb = done.q & !strb.q;
70      adc1_strb = done.q & !strb.q;
71
72 END;
73
```



```
1 SUBDESIGN ResetTimer
2 (
3     clk, reset/ : INPUT;
4     Int_rst_in/ : INPUT;
5
6     Int_rst_out/ : OUTPUT;
7 )
8
9 VARIABLE
10 delay[7..0] : DFFE;
11 run : SRFF;
12 done : NODE;
13 BEGIN
14
15     run.clk = clk;
16     run.clrn = reset/;
17     run.s = !Int_rst_in/;
18     run.r = done;
19
20     delay[].clk = clk;
21     delay[].clrn = run.q;
22     delay[].ena = run.q;
23     delay[].d = delay[].q + 1;
24
25     IF((delay[] >= 2)&(delay[] < 252)) THEN Int_rst_out/ = GND;
26     ELSE Int_rst_out/ = VCC;
27 END IF;
28
29 IF((delay[] >= 252)) THEN done = VCC; ELSE done = GND;
30 END IF;
31
32
33 END;
```

```

1 SUBDESIGN DAC7731_Interface
2 (
3   clk, reset/, wr_dacs      : INPUT;
4   DAC_A[15..0], dacA_wr, DAC_B[15..0], dacB_wr : INPUT;
5
6   dac_busy : OUTPUT;
7   DAC_SCLK, DAC_CS/, DAC_DATA, DAC_LDAC : OUTPUT;
8   sregclk, q1,q2,sr_done, sr_cnt[4..0] : OUTPUT;
9 )
10
11 VARIABLE
12   sm : MACHINE
13     OF BITS (q1, q2)
14     WITH STATES (
15       idle    = B"00",
16       ld_sr   = B"01",
17       clk_sr  = B"11",
18       ld_dac  = B"10"
19     );
20
21
22 clk/2      : TFF;
23
24 sr[31..0]   : DFFE;
25 dataA[15..0] : DFFE;
26 dataB[15..0] : DFFE;
27
28 sr_cnt[4..0] : DFFE;
29 sync_cs     : DFFE;
30 strt_ld     : NODE;
31
32 BEGIN
33   % Buffer Register for the A channel Data %
34   dataA[15..0].clk  = clk;
35   dataA[15..0].clrn = reset/;
36   dataA[15..0].ena   = dacA_wr;
37   dataA[15..0].d     = DAC_A[15..0];
38
39   % Buffer Register for the B channel Data %
40   dataB[15..0].clk  = clk;
41   dataB[15..0].clrn = reset/;
42   dataB[15..0].ena   = dacB_wr;
43   dataB[15..0].d     = DAC_B[15..0];
44
45   % 80 ns clk for DAC data clock %
46   clk/2.clk  = clk;
47   clk/2.clrn = reset/;
48   clk/2.t    = VCC;
49
50   sregclk  = clk/2.q;
51   DAC_SCLK = !clk/2.q;
52
53
54
55   % Syncronize the DAC_CS/ to the DAC_SCLK %
56 % sync_cs.clk  = DAC_SCLK;
57 % sync_cs.clrn = reset/;
58 % sync_cs.d    = strt_ld;
59
60   DAC_CS/ = !sync_cs.q;
61 %
62   % Input Serial Data Shift Register %
63   sr[].clk  = sregclk;
64   sr[].clrn = reset/;


```

```

65     sr[ ].ena  = !DAC_CS/ # wr_dacs;
66
67     if (wr_dacs) THEN sr[15..0].d = dataA[15..0].q; sr[31..16].d = dataB[15..0].q;
68     ELSE           sr[0].d = GND; sr[31..1].d = sr[30..0].q;
69     END IF;
70
71     DAC_DATA = sr[31].q;
72
73     % Counter to count the 32 clocks for loading the DACs %
74     sr_cnt[].clk = sregclk;
75     sr_cnt[].clr_n = reset/;
76
77     IF(sm == ld_sr) THEN sr_cnt[].d = 31;
78     ELSE                 sr_cnt[].d = sr_cnt[].q - 1;
79     END IF;
80
81     IF((sm == clk_sr) #(sm == ld_sr)) THEN sr_cnt[].ena = VCC;
82     ELSE                           sr_cnt[].ena = GND;
83     END IF;
84
85     IF(sr_cnt[] > 0) THEN sr_done = GND;
86     ELSE                  sr_done = VCC;
87     END IF;
88
89     % state machine to control the DAC write sequence %
90     sm.clk = sregclk;
91     sm.reset = !reset/;
92
93     TABLE
94     % current          current          next          current          %
95     % state           inputs         state        outputs        %
96
97     sm      , wr_dacs, sr_done  => sm      , dac_busy, DAC_CS/, DAC_LDAC;
98
99     idle   , 0      , x       => idle   , 0      , 1      , 0      ;
100    idle   , 1      , x       => ld_sr  , 0      , 1      , 0      ;
101
102    ld_sr  , x      , 1       => ld_sr  , 1      , 1      , 0      ;
103    ld_sr  , x      , 0       => clk_sr , 1      , 1      , 0      ;
104
105    clk_sr , x      , 0       => clk_sr , 1      , 0      , 0      ;
106    clk_sr , x      , 1       => ld_dac , 1      , 0      , 0      ;
107
108    ld_dac , x      , x       => idle   , 1      , 0      , 1      ;
109
110
111 END TABLE;
112
113
114 END;
115

```

SRAM_Interface.bdf



```

1 SUBDESIGN cir_buffer
2 (
3   clk, reset/, chan, val_in[15..0], rd_mem, wr_mem, clr_buf : INPUT;
4
5   buf_ptr[15..0], val_out[15..0]          : OUTPUT;
6   buffer_empty, rd/, wr/, busy : OUTPUT;
7   error, q1,q2,q3 :OUTPUT;
8
9 )
10
11 VARIABLE
12   sm : MACHINE
13     OF BITS (q1, q2, q3)
14     WITH STATES (
15       idle      = B"000",
16       set_rd   = B"001",
17       read      = B"011",
18       write     = B"010",
19       wr_done= B"110",
20       rd_done= B"111",
21       err1     = B"100",
22       err2     = B"101"
23     );
24
25
26 % Circular Buffer Variables %
27 in_ptr[14..0]    : DFFE;
28 nx_ptr[14..0]    : DFFE; % the nx_ptr helps detect wrapping of other pointers %
29 out_ptr[14..0]   : DFFE;
30
31 ptr_reset/ : NODE;
32 incr_inp, incr_outp : NODE;
33
34 wrap : NODE;
35
36 BEGIN
37   sm.clk = clk;
38   sm.reset = !reset/;
39
40 TABLE
41   % current      current      next
42   % state        inputs       state
43           current
44   %               outputs
45   %               %
46
47   sm , wr_mem , rd_mem => sm , incr_inp, incr_outp, rd/, wr/, busy , error ;
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

```

```

65  END TABLE;
66
67
68 %=====
69 IF (!wr/) THEN buf_ptr[14..0] = in_ptr[14..0].q; buf_ptr[15] = chan;
70 ELSIF (!rd/) THEN buf_ptr[14..0] = out_ptr[14..0].q; buf_ptr[15] = chan;
71 ELSE           buf_ptr[] = GND;
72 END IF;
73
74 val_out[] = val_in[] & (!wr/); % val_out[] = GND if wr_mem/ is not active %
75
76 %=====
77 % Circular Buffer Pointers ===== %
78 ptr_reset/ = !(reset/ # clr_buf);
79
80 % Input Pointer channel %
81 in_ptr[].clk = clk;
82 in_ptr[].clrn = ptr_reset/;
83 in_ptr[].ena = incr_inp;
84
85 in_ptr[].d = in_ptr[].q +1;
86 %-----
87 % next In Pointer channel %
88 nx_ptr[].clk = clk;
89 nx_ptr[14..1].clrn = ptr_reset/;
90 nx_ptr[0].prn = ptr_reset/;
91 nx_ptr[].ena = incr_inp;
92
93 nx_ptr[].d = nx_ptr[].q + 1;
94
95 IF(nx_ptr[] == out_ptr[]) THEN % The nx_ptr warns of wrapping in_ptr past out_ptr %
96   wrap = VCC; % ACTIVE %    A flag is set to move the out pointer with the in %
97 ELSE
98   wrap = GND; % NOT ACTIVE %
99 END IF;
100 %-----
101 % Output Pointer channel %
102 out_ptr[].clk = clk;
103 out_ptr[].clrn = ptr_reset/;
104 out_ptr[].ena = (incr_outp # (incr_inp & wrap)); % two ways to advance this counter %
105
106 IF (out_ptr[] == in_ptr[]) THEN
107   out_ptr[].d = out_ptr[].q;
108   buffer_empty = VCC;
109 ELSE
110   out_ptr[].d = out_ptr[].q +1;
111   buffer_empty = GND;
112 END IF;
113
114 END;
115

```